1. Unidad aritmética de punto flotante: diseño e implementación con portabilidad.
- Author
-
PATARROYO GUTIERREZ, LUIS DAVID, GIL HERNÁNDEZ, CARLOS ANDRÉS, and GUTIÉRREZ MELÉNDEZ, IVÁN RICARDO
- Subjects
- *
INFINITE impulse response filters , *DIGITAL signal processing , *FIELD programmable gate arrays , *IMPULSE response , *IMAGE processing , *SUBTRACTION (Mathematics) - Abstract
The use of floating-point units (FPU) in digital signal processing has increased due to the range and the high precision numbers that can be represented. These units are required in image processing, digital filters with infinite impulse response (IIR), finite impulse response (FIR), and digital controllers, to obtain accurate results and avoid unstable responses, however, to implement them, some processors have built-in units, this implies a technological dependency of the manufacturers when prototypes are developed. To avoid such dependency, this article presents the design of modules for the most used operations in digital signal processing: multiplication and addition/subtraction. To be able to implement these operations in any Field Programmable Gate Array (FPGA), the steps and considerations to be aware of are presented, such as exceptions, rounding, and normalization of operands. Results are verified using the MODELSIM® test bench and the error rate was determined using MATLAB®. [ABSTRACT FROM AUTHOR]
- Published
- 2023
- Full Text
- View/download PDF