88 results on '"Plata, Oscar"'
Search Results
2. Advancements in long-read genome sequencing technologies and algorithms
3. Time series analysis acceleration with advanced vectorization extensions
4. Comparing assembly strategies for third-generation sequencing technologies across different genomes
5. Enabling fast and energy-efficient FM-index exact matching using processing-near-memory
6. Accelerating time series motif discovery in the Intel Xeon Phi KNL processor
7. Improving hardware transactional memory parallelization of computational geometry algorithms using privatizing transactions
8. Toward a software transactional memory for heterogeneous CPU–GPU processors
9. ReduxSTM: Optimizing STM designs for Irregular Applications
10. Enhancing scalability in best-effort hardware transactional memory systems
11. Privatizing transactions for Lee’s algorithm in commercial hardware transactional memory
12. Leveraging irrevocability to deal with signature saturation in hardware transactional memory
13. Parallelizing the Sparse Matrix Transposition: Reducing the Programmer Effort Using Transactional Memory
14. Testimonios de Inmigrantes: Students Educating Future Teachers.
15. Accelerating Time Series Analysis via Processing using Non-Volatile Memories
16. An analytical model of locality-based parallel irregular reductions
17. Teaching the cache memory system using a reconfigurable approach
18. An Efficient Architecture for the In-Place Fast Cosine Transform
19. Parallel techniques in irregular codes: cloth simulation as case of study
20. On the parallelization of irregular and dynamic programs
21. Genome Sequence Alignment - Design Space Exploration for Optimal Performance and Energy Architectures.
22. Parallelization issues of a code for physically-based simulation of fabrics
23. Accelerating Sequence Alignments Based on FM-Index Using the Intel KNL Processor.
24. Lightweight Hardware Transactional Memory for GPU Scratchpad Memory.
25. Mapping parallel loops on multicore systems
26. Insights into the Fallback Path of Best-Effort Hardware Transactional Memory Systems.
27. Lazy Irrevocability for Best-Effort Transactional Memory Systems.
28. Conflict Detection in Hardware Transactional Memory.
29. Scalability Analysis of Signatures in Transactional Memory Systems.
30. Improving Signature Behavior by Irrevocability in Transactional Memory Systems.
31. A comparative analysis of STM approaches to reduction operations in irregular applications.
32. Improving Transactional Memory Performance for Irregular Applications.
33. Dealing with Reduction Operations Using Transactional Memory.
34. Exploring Irregular Reduction Support in Transactional Memory.
35. Multiset signatures for transactional memory.
36. Spectral evolution simulation on leading multi-socket, multicore platforms.
37. Interval Filter: A Locality-Aware Alternative to Bloom Filters for Hardware Membership Queries by Interval Classification.
38. Experiences with Mapping Non-linear Memory Access Patterns into GPUs.
39. A New Parallel Sorting Algorithm based on Odd-Even Mergesort.
40. Distributed Architecture System for Computer Performance Testing.
41. Effective Transactional Memory Execution Management for Improved Concurrency.
42. TraTSA: A Transprecision Framework for Efficient Time Series Analysis.
43. Hardware Signature Designs to Deal with Asymmetry in Transactional Data Sets.
44. LS-Sig: Locality-Sensitive Signatures for Transactional Memory.
45. Combining static and dynamic scheduling on distributed-memory multiprocessors.
46. Testimonios de Inmigrantes: Students Educating Future Teachers.
47. AN EFFICIENT PROCESSOR ALLOCATION FOR NESTED PARALLEL LOOPS ON DISTRIBUTED MEMORY HYPERCUBES.
48. Introduction.
49. Topic 4: Compilers for High Performance.
50. Improving parallel irregular reductions using partial array expansion.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.