26 results on '"Jesshope, C.R."'
Search Results
2. An implementation of the SANE Virtual Processor using POSIX threads
3. Microgrids — The exploitation of massive on-chip concurrency
4. A Micro Threading Based Concurrency Model for Parallel Computing.
5. Towards scalable I/O on a many-core architecture.
6. A general model of concurrency and its implementation as many-core dynamic RISC processors.
7. High Performance Communications In Processor Networks.
8. Basic building blocks for asynchronous packet routers.
9. Dynamic scheduling in RISC architectures.
10. Pascal circuit compiler for UK5000.
11. An I2L clocked gate array for undergraduate design exercises.
12. Systematic method for synthesising purely delay-insensitive circuits.
13. Compilation of process algebra expressions into delay-insensitive circuits.
14. Design of SIMD microprocessor array.
15. Adaptive, low latency, deadlock-free packet routing for networks of processors.
16. Low-cost restructuring technique for WSI.
17. Numerical solutions to the 2-dimensional time-dependent semiconductor equations.
18. Comparison of numerical-solution methods for 2-dimensional bipolar-transistor-analysis algorithm.
19. The solution of elliptic partial differential equations using number theoretic transforms with application to narrow or limited computer hardware
20. Programming with a high degree of parallelism in fortran
21. The RPA — Optimising a processor array architecture for implementation using VLSI
22. Computational physics and the need for parallelism
23. SIPSOL — A suite of subprograms for the solution of the linear equations arising from elliptic partial differential equations
24. Vector Models for Data-Parallel Computing.
25. Parallel Computers: Object-Oriented, Functional and Logical.
26. Book review: Numerical Analysis for Semiconductor Devices.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.