17 results on '"Doug Burger"'
Search Results
2. A Configurable Cloud-Scale DNN Processor for Real-Time AI.
3. A reconfigurable fabric for accelerating large-scale datacenter services.
4. General-purpose code acceleration with limited-precision analog computation.
5. Dark silicon and the end of multicore scaling.
6. Use ECP, not ECC, for hard failures in resistive memories.
7. Architecting phase change memory as a scalable dram alternative.
8. Counting Dependence Predictors.
9. Late-binding: enabling unordered load-store queues.
10. Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture.
11. Guided Region Prefetching: A Cooperative Hardware/Software Approach.
12. The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays.
13. Measuring Experimental Error in Microprocessor Simulation.
14. Clock rate versus IPC: the end of the road for conventional microarchitectures.
15. DataScalar Architectures.
16. Efficient Synchronization: Let Them Eat QOLB.
17. Memory Bandwidth Limitations of Future Microprocessors.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.