108 results
Search Results
2. Multi-swarm Optimization of a Graphene FET Based Voltage Controlled Oscillator Circuit.
3. Statistical Analysis of Resource Usage of Embedded Systems Modeled in EAST-ADL.
4. High-Speed, Modified, Bulk stimulated, Ultra-Low-Voltage, Domino Inverter.
5. Development of a Layout-Level Hardware Obfuscation Tool.
6. Message from the General and Program Chairs.
7. Toward Adaptation of ADCs to Operating Conditions through On-chip Correction.
8. A Full-Swing CMOS Current Steering DAC with an Adaptive Cell and a Quaternary Driver.
9. 3D DFT Challenges and Solutions.
10. The Solar Cells and the Battery Charger System Using the Fast and Precise Analog Maximum Power Point Tracking Circuits.
11. Energy-Aware Computing via Adaptive Precision under Performance Constraints in OFDM Wireless Receivers.
12. Multilevel Modeling Methodology for Reconfigurable Computing Systems Based on Silicon Photonics.
13. On Analysis of On-chip DC-DC Converters for Power Delivery Networks.
14. On the Performance Exploration of 3D NoCs with Resistive-Open TSVs.
15. Communication-Aware Parallelization Strategies for High Performance Applications.
16. On the Design of a Fault Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.
17. A Timing Error Mitigation Technique for High Performance Designs.
18. Figure of Merits of 28nm Si Technologies for Implementing Laser Attack Resistant Security Dedicated Circuits.
19. Implementation of AES Using NVM Memories Based on Comparison Function.
20. Using Multiple-Input NEMS for Parallel A/D Conversion and Image Processing.
21. Single-Ended and Differential MRAMs Based on Spin Hall Effect: A Layout-Aware Design Perspective.
22. Comparing Energy, Area, Delay Tradeoffs in Going Vertical with CMOS and Asymmetric HTFETs.
23. Heterogeneous Error-Resilient Scheme for Spectral Analysis in Ultra-Low Power Wearable Electrocardiogram Devices.
24. A Summary of Current and New Methods in Velocity Selective Recording (VSR) of Electroneurogram (ENG).
25. Identification of IP Control Units by State Encoding.
26. Digital Right Management for IP Protection.
27. Logic Debugging of Arithmetic Circuits.
28. An Improved Dynamic Latch Based Comparator for 8-Bit Asynchronous SAR ADC.
29. A 10-Bit 500 MSPS Segmented DAC with Optimized Current Sources to Avoid Mismatch Effect.
30. Low-Power and Low-Variability Programmable Delay Element and Its Application to Post-Silicon Skew Tuning.
31. Reducing the Storage Requirements of a Set of Functional Test Sequences by Using a Background Sequence.
32. Exploiting Circuit Duality to Speed up SAT.
33. Sub-Threshold SRAM Design in 14 Nm FinFET Technology with Improved Access Time and Leakage Power.
34. Index-Based Round-Robin Arbiter for NoC Routers.
35. Efficient Utilization of Imprecise Blocks for Hardware Implementation of a Gaussian Filter.
36. Equivalence Checking Using Trace Partitioning.
37. In-silico Phantom Axon: Emulation of an Action Potential Propagating Along Artificial Nerve Fiber.
38. Copyright Page.
39. Cover Art.
40. Publisher's Information.
41. Built-In Self Optimization for Variation Resilience of Analog Filters.
42. Flexible Ultra-Low-Voltage CMOS Circuit Design Applicable for Digital and Analog Circuits Operating below 300mV.
43. Silicon Demonstration of Statistical Post-Production Tuning.
44. A Framework for Efficient Implementation of Analog/RF Alternate Test with Model Redundancy.
45. SymmTop: A Symmetric Circuit Topology for Ultra Low Power Wide Temperature-Range Applications.
46. Thermal Aspects and High-Level Explorations of 3D Stacked DRAMs.
47. Interconnect Challenges for 3D Multi-cores: From 3D Network-on-Chip to Cache Interconnects.
48. Design of Fault-Tolerant and Reliable Networks-on-Chip.
49. Design Exploration for next Generation High-Performance Manycore On-chip Systems: Application to big.LITTLE Architectures.
50. DONUT: A Double Node Upset Tolerant Latch.
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.