1. A high-speed ultra-low power 64K CMOS EPROM with on-chip test functions
- Author
-
G.H. Simmons, M.W. Knecht, N. Tandan, D.C. Perasso, M.H. Manley, P. Keshtbod, and J.F. Thomas
- Subjects
Engineering ,business.industry ,Electrical engineering ,Mixed-signal integrated circuit ,Integrated circuit ,Chip ,law.invention ,Integrated injection logic ,CMOS ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Electrical and Electronic Engineering ,EPROM ,business ,Standby power ,Mask ROM - Abstract
A 100 ns 8K /spl times/ 8 CMOS EPROM has been developed. Internal clock signals generated by address transition detection are used to reduce power consumption. As a result, power dissipation is less than 5 mW/MHz in the active mode, and less than 1 /spl mu/W in both the standby mode and the active quiescent mode (chip enabled, but no address transitions sensed). Three special test features incorporated in the design can be used to reduce the time required for final test and reliability screening.
- Published
- 1983
- Full Text
- View/download PDF