8 results on '"Rajesh, Garg"'
Search Results
2. A PLL design based on a standing wave resonant oscillator.
3. A radiation tolerant Phase Locked Loop design for digital electronics.
4. On-chip bidirectional wiring for heavily pipelined systems using network coding.
5. A robust pulsed flip-flop and its use in enhanced scan design.
6. A novel, highly SEU tolerant digital circuit design approach.
7. CMOS Comparators for High-Speed and Low-Power Applications.
8. On the Improvement of Statistical Static Timing Analysis.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.