Search

Your search keyword '"Integrated circuits -- Intellectual property"' showing total 107 results

Search Constraints

Start Over You searched for: "Integrated circuits -- Intellectual property" Remove constraint "Integrated circuits -- Intellectual property" Journal health & medicine week Remove constraint Journal: health & medicine week
107 results on '"Integrated circuits -- Intellectual property"'

Search Results

1. Patent Issued for Microchip and sample sorting kit (USPTO 12180440)

2. Patent Application Titled 'Integrated Inductor Including Magnetic Layer' Published Online (USPTO 20250006631)

3. Patent Application Titled 'Inductive Device' Published Online (USPTO 20240387092)

4. Researchers Submit Patent Application, 'Device for Dissipating Heat From Electronic Components in an Electronics Housing', for Approval (USPTO 20240298426)

5. Patent Application Titled 'Capacitor Structures Of Semiconductor Devices' Published Online (USPTO 20240297211)

6. 'Ka-BAND Gallium-nitride (GaN) Monolithic-microwave Integrated Circuit (mmic) Power Amplifier Circuit And Amplifier' in Patent Application Approval Process (uspto 20240267009)

7. Patent Application Titled 'Lateral Capacitors Of Semiconductor Devices' Published Online (USPTO 20240234448)

12. Patent Issued for Multi-chip packaging of integrated circuits and flow cells for nanopore sequencing (USPTO 11953494)

13. Researchers Submit Patent Application, 'Isolation Structures Of Semiconductor Devices', for Approval (USPTO 20240120373)

14. Patent Issued for Semiconductor device having asymmetrical source/drain (USPTO 11942515)

15. Researchers Submit Patent Application, 'Pattern Forming Method', for Approval (USPTO 20240103365)

16. Patent Issued for Composition for forming silicon-containing resist underlayer film and patterning process (USPTO 11934100)

17. Patent Issued for 3D IC power grid (USPTO 11923271)

19. Patent Issued for Semiconductor device (USPTO 11908837)

20. Patent Issued for Semiconductor-processing tape (USPTO 11901211)

21. Researchers Submit Patent Application, 'Semiconductor Integrated Circuit Device', for Approval (USPTO 20240038757)

22. Patent Application Titled 'Probes For Testing Integrated Electronic Circuits And Corresponding Production Method' Published Online (USPTO 20240012029)

24. Patent Issued for Multi-dimensional photonic integrated circuits and memory structure having optical components mounted on multiple planes of a multi-dimensional package (USPTO 11862736)

26. 'Vertical Interconnect Design For Improved Electrical Performance' in Patent Application Approval Process (USPTO 20240008177)

30. Researchers Submit Patent Application, 'Power Inductor, Preparation Method of Power Inductor, and System in Package Module', for Approval (USPTO 20230187114)

31. Researchers Submit Patent Application, 'Semiconductor packaging including photovoltaic particles having a core-shell structure', for Approval (USPTO 20230155040)

32. Researchers Submit Patent Application, 'Field Effect Transistor And Preparation Method Thereof, And Semiconductor Structure', for Approval (USPTO 20230132748)

35. Patent Issued for Integrated cooling circuit for use with a superconducting magnet (USPTO 11619691)

38. Patent Issued for X-ray CT apparatus and storage medium (USPTO 11413000)

39. Patent Issued for Semiconductor integrated circuit device (USPTO 11569218)

40. Patent Issued for Composition for forming silicon-containing resist underlayer film and patterning process (USPTO 11480879)

41. Patent Issued for Integrated circuit (IC) structure with body contact to well with multiple diode junctions (USPTO 11444160)

42. Patent Issued for Intelligent power module containing IGBT and super-junction MOSFET (USPTO 11417648)

43. Patent Issued for RF measurement system and method (USPTO 11410832)

44. Patent Issued for Integrated circuit (IC) structure with high impedance semiconductor material between substrate and transistor (USPTO 11411087)

46. Patent Issued for Integrated biplane optical sensing core chip (USPTO 11378744)

48. Researchers Submit Patent Application, 'Method For Memory Allocation During Execution Of A Neural Network', for Approval (USPTO 20220188610)

49. Patent Application Titled 'Integrated Circuit (Ic) Structure With Body Contact To Well With Multiple Diode Junctions' Published Online (USPTO 20220190116)

50. 'Integrated Circuit (Ic) Structure With High Impedance Semiconductor Material Between Substrate And Transistor' in Patent Application Approval Process (USPTO 20220181452)

Catalog

Books, media, physical & digital resources