1. Switched Capacitor Inverter with Reduced Inrush Current and High Boosting Gain.
- Author
-
Choudhary, Ankita, Singh, Ashutosh Kumar, Mandal, Rajib Kumar, and Saha, Akshay Kumar
- Subjects
- *
CAPACITOR switching , *LOGIC circuits , *COST functions , *PULSE width modulation , *SEMICONDUCTOR devices , *IDEAL sources (Electric circuits) , *COST effectiveness - Abstract
This article describes a 17-level switched-capacitor-based eight-times-boosting gain inverter. The inverter is made up of a DC power source, thirteen switches, three diodes, and three capacitors. The inverter produces seventeen steps during each cycle and crosses the zero line two times in one complete cycle. The proposed inverter has its polarity change mechanism; it is not necessary to use an H-bridge. Three self-balancing capacitors make up this construction. The capacitors automatically balance voltage by connecting in series/parallel to the input voltage source. Logic gates can generate gate pulses with the phase disposition pulse-width modulation technique, which helps to preserve capacitor voltage balance at the same time. The proposed structure was compared to recent papers, analyzing factors including voltage gain, DC sources, semiconductor devices, cost function, and TSV. The proposed configuration offers cost effectiveness and fewer semiconductor devices for providing a 17-level output with sufficient voltage gain. Also, to reduce the capacitor inrush current, soft charging is used. Additionally, the proposed structure's power losses were examined, confirming its efficiency. Finally, an experimental prototype was tested to analyze and validate the suggested structure's performance under various situations. Results show the proposed structure performs well under steady and dynamic situations. [ABSTRACT FROM AUTHOR]
- Published
- 2024
- Full Text
- View/download PDF