Search

Recognizes the need to develop and design hardware modeling languages for the electronic design automation industry. Goals of manufacturers in the development of integrated circuits products; Formation of the Open System C Initiative of computer software companies in September 1999; Efforts of Synopsys in the development of Verilog hardware.

Discusses how a Verilog-only model can solve most verification problems associated with phased-locked loops (PLL) circuits in microcontrollers and microprocessors. Necessity of specialized clock-generation circuits to reduce electrical-magnetic emissions; Frequency modulation of the system clock; Purposes of developing verification patterns.

Provides information on how to do hardware description language programming using Verilog. Reason for using a programming-language interface (PLI); Method for modifying the value of a register; Technique for creating the PLI routine. INSET: A short history of Verilog PLI..

Provides information about the computer hardware description languages VHDL and Verilog. List of VHDL and Verilog operators; Comparison of VHDL and Verilog operators; Differences between VHDL and Verilog operands.

Focuses on designing digital systems using VHDL or Verilog fundamentals. Comparison of VHDL and Verilog systems; Description of several types of design units to make design entities in VHDL; Information on the use of code structures.

Provides basic information about the computer hardware description languages (HDL) Verilog and VHDL. Includes the advantages of HDL-based design; Capabilities of each language; Comparison of the features of these languages such as design reusability, readability and structural replication.

The article describes a Bayer-raw-data-to-RGB (red/green/blue) converter in Verilog hardware-description language (HDL) software.

Presents a parameterized Verilog behavioral model of a two's complement multiplier that can easily drop into the system for initial behavioral simulations. Uses of the behavioral model; Direct way of writing the equivalent mathematical function that provides a correct result for all input values; Brief review of two's complement notation in order to understand the unique nature of the multiplier.

The article focuses on the SystemVerilog hardware description and verification language (HDVL) and the need for coverage metrics. The adoption of SystemVerilog HDVL and the increasingly important role for coverage are some of the important trends in system on chip design and verification. SystemVerilog, an IEEE standard language that has features for register transfer level design, testbench creation and high-level modeling, provides engineers with constructs used to specify functional coverage points.

Describes the Verilog behavioral model for the Test Access Port (TAP) controller for boundary-scan test circuitry. Components; Input and output signals.

This article reports on the approval of the Institute of Electrical and Electronics Engineers (IEEE) on the SystemVerilog hardware-description and verification language as IEEE Standard 1800-2005. The ratification of the standard is a significant development and will improve the development time of intellectual property-based designs, such as systems on chips, according to electronic design automation (EDA) tool users in India. Improvement in interoperability between EDA tools from different vendors and unification of methodology for design and verification are the main benefits of the standard.

Novas Software has extended its Verdi behavior-based debugging system to support assertion-based verification methods. Assertions, language constructs that help formally verify a design, express intended behavior and provide observable points in the design for check functions. The extensions to Design Knowledge include an enhanced waveform-database format, assertion-language compilers initially supporting the OpenVera assertion language, and knowledge-database extensions. Verdi is available for Verilog designs. Prices start at $14,000 for a one-year subscription license. Support for VHDL and mixed-language design will follow in a few months.

The Incisive verification platform from Cadence Design Systems includes three simulation-environment family members. The core product, a single-kernel, multilanguage simulator, accepts designs in Verilog, VHDL, SystemC, and Cadence's SPW and AMS languages. The Incisive-XLD product allows design teams either to acquire as many as 10 licenses of Incisive or to use a local or a remote Palladium accelerator/emulator box, depending on requirements. Incisive-XLD Base, the most powerful member of the product family, includes a dedicated Palladium accelerator/emulator with the base product.

Features HDLScore, a verification tool for code-coverage analysis from Innoveda. Ability to filter untestable code; Capability of supporting mixed VHDL-Verilog design environments; Specifications of HDLScore tool; Cost of HDLScore Version 3.3.

Features various electronic design tools. Virtual component co-design for embedded systems; Verilog systems; Tools for analog and mixed-signal design.