70 results on '"Kyung Ki Kim"'
Search Results
2. A Novel Area Efficient Approximate Stochastic Computing Approach for Edge Devices.
3. Tailoring Backbone Architectures for SSD.
4. Enhanced Image Classification through Layer-Wise Feature Concatenation in Deep Neural Networks.
5. Electrocardiography Classification with Leaky Integrate-and-Fire Neurons in an Artificial Neural Network-Inspired Spiking Neural Network Framework.
6. Low-Power Counters using Pathfinding Technique.
7. Efficient Object Detection through Migration-Based Neural Architecture Search.
8. Modeling Truncation-Based Approximation Error in Stochastic Computing Circuits.
9. Optimizing Image Classification with Inverse Depthwise Separable Convolution for Edge Devices.
10. A Lightweight Detector for Small Objects.
11. Search-Efficient NAS: Neural Architecture Search for Classification.
12. A Time-Domain Parallel Counter for Deep Learning Macro.
13. Time-Efficient Approximate Stochastic Computing for Medical Imaging Applications.
14. Stochastic Edge Detection for Fine-Grained Progressive Precision.
15. FPGA-based Scalable Road Image Stochastic Denosing Approach.
16. LightNet: A Lightweight Neural Network for Image Classification.
17. A Time-Domain Computing-In-Memory Micro using Ring Oscillator.
18. Low power asynchronous circuit design methodology using a new Single Gate Sleep Convention Logic (SG-SCL).
19. Gate Diffusion Input Multi-Threshold Null Convention Logic Circuit Design Approach.
20. A Lightweight DNN for ECG Image Classification.
21. An Ultra-Low-Power Tunable Bump Circuit using Source-Degenerated Differential Transconductor.
22. Peak Current Control Boost Converter with Time-Multiplex.
23. An Area Efficient 4Gb/s Half-Rate 3-Tap DFE with Current-Integrating Summer for Data Correction.
24. Optimization of Null Convenction Logic Using Gate Diffusion Input.
25. Area Efficient Multi-Threshold Null Convenction Logic.
26. Evaluations of Electronic Neuron Model for Low Power VLSI Implementation.
27. ECG Heartbeat Classification Using a Single Layer LSTM Model.
28. Standing Wave Oscillator Based Clock Distribution Minimizing Equivalent Capacitance for Process and Temperature variation.
29. GPU Architecture Optimization For Mobile Computing.
30. Full custom implementation of a S-Box circuit architecture using power gated PLA structure.
31. Generalized Adaptive Variable Bit Truncation Method for Approximate Stochastic Computing.
32. Low-Power Null Convention Logic Multiplier Design Based On Gate Diffusion Input Technique.
33. A loosely-coupled binding model for Wireless Sensor Networks.
34. A design and integration of Parametric Measurement Unit on to a 600MHz DCL.
35. All-digital phased-locked loop with local passive interpolation time-to-digital converter based on a tristate inverter.
36. On-chip HBD sensor for nanoscale CMOS technology.
37. Design and evaluation of Side Channel Attack resistant asynchronous AES Round Function.
38. A novel 4-to-3 step-down on-chip SC DC-DC converter with reduced bottom-plate loss.
39. Adaptive Power Management for Nanoscale SoC Design.
40. A design approach of a Parametric Measurement Unit on to a 600MHz DCL.
41. Analysis of time dependent dielectric breakdown in nanoscale CMOS circuits.
42. Power gating for ultra-low voltage nanometer ICs.
43. Adaptive HCI-aware power gating structure.
44. Hybrid MOSFET/CNFET based power gating structure.
45. A CMOS Low Power Fully Digital Adaptive Power Delivery System Based on Finite State Machine Control.
46. Optimal Body Biasing for Minimum Leakage Power in Standby Mode.
47. On the Modeling and Analysis of Jitter in ATE Using Matlab.
48. Data Dependent Jitter (DDJ) Characterization Methodology.
49. Cooperation of multi robots for disaster rescue.
50. Variable bit truncation technique for approximate stochastic computing (ASC).
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.