14 results on '"Lukosius, M."'
Search Results
2. Towards the Growth of Hexagonal Boron Nitride on Ge(001)/Si Substrates by Chemical Vapor Deposition.
- Author
-
Franck M, Dabrowski J, Schubert MA, Wenger C, and Lukosius M
- Abstract
The growth of hexagonal boron nitride (hBN) on epitaxial Ge(001)/Si substrates via high-vacuum chemical vapor deposition from borazine is investigated for the first time in a systematic manner. The influences of the process pressure and growth temperature in the range of 10
-7 -10-3 mbar and 900-980 °C, respectively, are evaluated with respect to morphology, growth rate, and crystalline quality of the hBN films. At 900 °C, nanocrystalline hBN films with a lateral crystallite size of ~2-3 nm are obtained and confirmed by high-resolution transmission electron microscopy images. X-ray photoelectron spectroscopy confirms an atomic N:B ratio of 1 ± 0.1. A three-dimensional growth mode is observed by atomic force microscopy. Increasing the process pressure in the reactor mainly affects the growth rate, with only slight effects on crystalline quality and none on the principle growth mode. Growth of hBN at 980 °C increases the average crystallite size and leads to the formation of 3-10 well-oriented, vertically stacked layers of hBN on the Ge surface. Exploratory ab initio density functional theory simulations indicate that hBN edges are saturated by hydrogen, and it is proposed that partial de-saturation by H radicals produced on hot parts of the set-up is responsible for the growth.- Published
- 2022
- Full Text
- View/download PDF
3. Reliable metal-graphene contact formation process flows in a CMOS-compatible environment.
- Author
-
Elviretti M, Lisker M, Lukose R, Lukosius M, Akhtar F, and Mai A
- Abstract
The possibility of exploiting the enormous potential of graphene for microelectronics and photonics must go through the optimization of the graphene-metal contact. Achieving low contact resistance is essential for the consideration of graphene as a candidate material for electronic and photonic devices. This work has been carried out in an 8'' wafer pilot-line for the integration of graphene into a CMOS environment. The main focus is to study the impact of the patterning of graphene and passivation on metal-graphene contact resistance. The latter is measured by means of transmission line measurement (TLM) with several contact designs. The presented approaches enable reproducible formation of contact resistivity as low as 660 Ω μm with a sheet resistance of 1.8 kΩ/□ by proper graphene patterning, passivation of the channel and a post-processing treatment such as annealing., Competing Interests: There are no conflicts to declare., (This journal is © The Royal Society of Chemistry.)
- Published
- 2022
- Full Text
- View/download PDF
4. Author Correction: Influence of plasma treatment on SiO 2 /Si and Si 3 N 4 /Si substrates for large-scale transfer of graphene.
- Author
-
Lukose R, Lisker M, Akhtar F, Fraschke M, Grabolla T, Mai A, and Lukosius M
- Published
- 2021
- Full Text
- View/download PDF
5. Influence of plasma treatment on SiO 2 /Si and Si 3 N 4 /Si substrates for large-scale transfer of graphene.
- Author
-
Lukose R, Lisker M, Akhtar F, Fraschke M, Grabolla T, Mai A, and Lukosius M
- Abstract
One of the limiting factors of graphene integration into electronic, photonic, or sensing devices is the unavailability of large-scale graphene directly grown on the isolators. Therefore, it is necessary to transfer graphene from the donor growth wafers onto the isolating target wafers. In the present research, graphene was transferred from the chemical vapor deposited 200 mm Germanium/Silicon (Ge/Si) wafers onto isolating (SiO
2 /Si and Si3 N4 /Si) wafers by electrochemical delamination procedure, employing poly(methylmethacrylate) as an intermediate support layer. In order to influence the adhesion properties of graphene, the wettability properties of the target substrates were investigated in this study. To increase the adhesion of the graphene on the isolating surfaces, they were pre-treated with oxygen plasma prior the transfer process of graphene. The wetting contact angle measurements revealed the increase of the hydrophilicity after surface interaction with oxygen plasma, leading to improved adhesion of the graphene on 200 mm target wafers and possible proof-of-concept development of graphene-based devices in standard Si technologies.- Published
- 2021
- Full Text
- View/download PDF
6. High-Mobility Epitaxial Graphene on Ge/Si(100) Substrates.
- Author
-
Aprojanz J, Rosenzweig P, Nguyen TTN, Karakachian H, Küster K, Starke U, Lukosius M, Lippert G, Sinterhauf A, Wenderoth M, Zakharov AA, and Tegenkamp C
- Abstract
Graphene was shown to reveal intriguing properties of its relativistic two-dimensional electron gas; however, its implementation to microelectronic applications is missing to date. In this work, we present a comprehensive study of epitaxial graphene on technologically relevant and in a standard CMOS process achievable Ge(100) epilayers grown on Si(100) substrates. Crystalline graphene monolayer structures were grown by means of chemical vapor deposition (CVD). Using angle-resolved photoemission spectroscopy and in situ surface transport measurements, we demonstrate their metallic character both in momentum and real space. Despite numerous crystalline imperfections, e.g., grain boundaries and strong corrugation, as compared to epitaxial graphene on SiC(0001), charge carrier mobilities of 1 × 10
4 cm2 /Vs were obtained at room temperature, which is a result of the quasi-charge neutrality within the graphene monolayers on germanium and not dependent on the presence of an interface oxide. The interface roughness due to the facet structure of the Ge(100) epilayer, formed during the CVD growth of graphene, can be reduced via subsequent in situ annealing up to 850 °C coming along with an increase in the mobility by 30%. The formation of a Ge(100)-(2 × 1) structure demonstrates the weak interaction and effective delamination of graphene from the Ge/Si(100) substrate.- Published
- 2020
- Full Text
- View/download PDF
7. Electron Transport across Vertical Silicon/MoS 2 /Graphene Heterostructures: Towards Efficient Emitter Diodes for Graphene Base Hot Electron Transistors.
- Author
-
Belete M, Engström O, Vaziri S, Lippert G, Lukosius M, Kataria S, and Lemme MC
- Abstract
Heterostructures comprising silicon, molybdenum disulfide (MoS
2 ), and graphene are investigated with respect to the vertical current conduction mechanism. The measured current-voltage ( I - V ) characteristics exhibit temperature-dependent asymmetric current, indicating thermally activated charge carrier transport. The data are compared and fitted to a current transport model that confirms thermionic emission as the responsible transport mechanism across devices. Theoretical calculations in combination with the experimental data suggest that the heterojunction barrier from Si to MoS2 is linearly temperature-dependent for T = 200-300 K with a positive temperature coefficient. The temperature dependence may be attributed to a change in band gap difference between Si and MoS2 , strain at the Si/MoS2 interface, or different electron effective masses in Si and MoS2 , leading to a possible entropy change stemming from variation in density of states as electrons move from Si to MoS2 . The low barrier formed between Si and MoS2 and the resultant thermionic emission demonstrated here make the present devices potential candidates as the emitter diode of graphene base hot electron transistors for future high-speed electronics.- Published
- 2020
- Full Text
- View/download PDF
8. Investigation of the Oxidation Behavior of Graphene/Ge(001) Versus Graphene/Ge(110) Systems.
- Author
-
Akhtar F, Dabrowski J, Lisker M, Yamamoto Y, Mai A, Wenger C, and Lukosius M
- Abstract
The oxidation behavior of Ge(001) and Ge(110) surfaces underneath the chemical vapor deposition (CVD)-grown graphene films has been investigated experimentally and interpreted on the basis of ab initio calculations. Freshly grown samples were exposed to air for more than 7 months and periodically monitored by X-ray photoelectron spectroscopy, scanning electron microscopy, and Raman spectroscopy. The oxidation of Ge(110) started with incubation time of several days, during which the oxidation rate was supposedly exponential. After an ultrathin oxide grew, the oxidation continued with a slow but constant rate. No incubation was detected for Ge(001). The oxide thickness was initially proportional to the square root of time. After 2 weeks, the rate saturated at a value fivefold higher than that for Ge(110). We argue that after the initial phase, the oxidation is limited by the diffusion of oxidizing species through atomic-size openings at graphene domain boundaries and is influenced by the areal density and by the structural quality of the boundaries, whereby the latter determines the initial behavior. Prolonged exposure affected the surface topography and reduced the strain in graphene. In the last step, both the air-exposed samples were annealed in vacuum at 850 °C. This removed oxygen from the substrate and restored the samples to their initial state. These findings might constitute an important step toward further optimization of graphene grown on Ge.
- Published
- 2020
- Full Text
- View/download PDF
9. Graphene Schottky Junction on Pillar Patterned Silicon Substrate.
- Author
-
Luongo G, Grillo A, Giubileo F, Iemmo L, Lukosius M, Alvarado Chavarin C, Wenger C, and Di Bartolomeo A
- Abstract
A graphene/silicon junction with rectifying behaviour and remarkable photo-response was fabricated by transferring a graphene monolayer on a pillar-patterned Si substrate. The device forms a 0.11 eV Schottky barrier with 2.6 ideality factor at room temperature and exhibits strongly bias- and temperature-dependent reverse current. Below room temperature, the reverse current grows exponentially with the applied voltage because the pillar-enhanced electric field lowers the Schottky barrier. Conversely, at higher temperatures, the charge carrier thermal generation is dominant and the reverse current becomes weakly bias-dependent. A quasi-saturated reverse current is similarly observed at room temperature when the charge carriers are photogenerated under light exposure. The device shows photovoltaic effect with 0.7% power conversion efficiency and achieves 88 A/W photoresponsivity when used as photodetector.
- Published
- 2019
- Full Text
- View/download PDF
10. Current Modulation of a Heterojunction Structure by an Ultra-Thin Graphene Base Electrode.
- Author
-
Alvarado Chavarin C, Strobel C, Kitzmann J, Di Bartolomeo A, Lukosius M, Albert M, Bartha JW, and Wenger C
- Abstract
Graphene has been proposed as the current controlling element of vertical transport in heterojunction transistors, as it could potentially achieve high operation frequencies due to its metallic character and 2D nature. Simulations of graphene acting as a thermionic barrier between the transport of two semiconductor layers have shown cut-off frequencies larger than 1 THz. Furthermore, the use of n-doped amorphous silicon, (n)-a-Si:H, as the semiconductor for this approach could enable flexible electronics with high cutoff frequencies. In this work, we fabricated a vertical structure on a rigid substrate where graphene is embedded between two differently doped (n)-a-Si:H layers deposited by very high frequency (140 MHz) plasma-enhanced chemical vapor deposition. The operation of this heterojunction structure is investigated by the two diode-like interfaces by means of temperature dependent current-voltage characterization, followed by the electrical characterization in a three-terminal configuration. We demonstrate that the vertical current between the (n)-a-Si:H layers is successfully controlled by the ultra-thin graphene base voltage. While current saturation is yet to be achieved, a transconductance of ~230 μ S was obtained, demonstrating a moderate modulation of the collector-emitter current by the ultra-thin graphene base voltage. These results show promising progress towards the application of graphene base heterojunction transistors., Competing Interests: The authors declare no conflict of interest.
- Published
- 2018
- Full Text
- View/download PDF
11. Metal-Free CVD Graphene Synthesis on 200 mm Ge/Si(001) Substrates.
- Author
-
Lukosius M, Dabrowski J, Kitzmann J, Fursenko O, Akhtar F, Lisker M, Lippert G, Schulze S, Yamamoto Y, Schubert MA, Krause HM, Wolff A, Mai A, Schroeder T, and Lupina G
- Abstract
Good quality, complementary-metal-oxide-semiconductor (CMOS) technology compatible, 200 mm graphene was obtained on Ge(001)/Si(001) wafers in this work. Chemical vapor depositions were carried out at the deposition temperatures of 885 °C using CH
4 as carbon source on epitaxial Ge(100) layers, which were grown on Si(100), prior to the graphene synthesis. Graphene layer with the 2D/G ratio ∼3 and low D mode (i.e., low concentration of defects) was measured over the entire 200 mm wafer by Raman spectroscopy. A typical full-width-at-half-maximum value of 39 cm-1 was extracted for the 2D mode, further indicating that graphene of good structural quality was produced. The study also revealed that the lack of interfacial oxide correlates with superior properties of graphene. In order to evaluate electrical properties of graphene, its 2 × 2 cm2 pieces were transferred onto SiO2 /Si substrates from Ge/Si wafers. The extracted sheet resistance and mobility values of transferred graphene layers were ∼1500 ± 100 Ω/sq and μ ≈ 400 ± 20 cm2 /V s, respectively. The transferred graphene was free of metallic contaminations or mechanical damage. On the basis of results of DFT calculations, we attribute the high structural quality of graphene grown by CVD on Ge to hydrogen-induced reduction of nucleation probability, explain the appearance of graphene-induced facets on Ge(001) as a kinetic effect caused by surface step pinning at linear graphene nuclei, and clarify the orientation of graphene domains on Ge(001) as resulting from good lattice matching between Ge(001) and graphene nucleated on such nuclei.- Published
- 2016
- Full Text
- View/download PDF
12. Perfluorodecyltrichlorosilane-based seed-layer for improved chemical vapour deposition of ultrathin hafnium dioxide films on graphene.
- Author
-
Kitzmann J, Göritz A, Fraschke M, Lukosius M, Wenger C, Wolff A, and Lupina G
- Abstract
We investigate the use of perfluorodecyltrichlorosilane-based self-assembled monolayer as seeding layer for chemical vapour deposition of HfO2 on large area CVD graphene. The deposition and evolution of the FDTS-based seed layer is investigated by X-ray photoelectron spectroscopy, Auger electron spectroscopy, and transmission electron microscopy. Crystalline quality of graphene transferred from Cu is monitored during formation of the seed layer as well as the HfO2 growth using Raman spectroscopy. We demonstrate that FDTS-based seed layer significantly improves nucleation of HfO2 layers so that graphene can be coated in a conformal way with HfO2 layers as thin as 10 nm. Proof-of-concept experiments on 200 mm wafers presented here validate applicability of the proposed approach to wafer scale graphene device fabrication.
- Published
- 2016
- Full Text
- View/download PDF
13. Graphene growth on Ge(100)/Si(100) substrates by CVD method.
- Author
-
Pasternak I, Wesolowski M, Jozwik I, Lukosius M, Lupina G, Dabrowski P, Baranowski JM, and Strupinski W
- Abstract
The successful integration of graphene into microelectronic devices is strongly dependent on the availability of direct deposition processes, which can provide uniform, large area and high quality graphene on nonmetallic substrates. As of today the dominant technology is based on Si and obtaining graphene with Si is treated as the most advantageous solution. However, the formation of carbide during the growth process makes manufacturing graphene on Si wafers extremely challenging. To overcome these difficulties and reach the set goals, we proposed growth of high quality graphene layers by the CVD method on Ge(100)/Si(100) wafers. In addition, a stochastic model was applied in order to describe the graphene growth process on the Ge(100)/Si(100) substrate and to determine the direction of further processes. As a result, high quality graphene was grown, which was proved by Raman spectroscopy results, showing uniform monolayer films with FWHM of the 2D band of 32 cm(-1).
- Published
- 2016
- Full Text
- View/download PDF
14. Residual metallic contamination of transferred chemical vapor deposited graphene.
- Author
-
Lupina G, Kitzmann J, Costina I, Lukosius M, Wenger C, Wolff A, Vaziri S, Östling M, Pasternak I, Krajewska A, Strupinski W, Kataria S, Gahoi A, Lemme MC, Ruhl G, Zoth G, Luxenhofer O, and Mehr W
- Abstract
Integration of graphene with Si microelectronics is very appealing by offering a potentially broad range of new functionalities. New materials to be integrated with the Si platform must conform to stringent purity standards. Here, we investigate graphene layers grown on copper foils by chemical vapor deposition and transferred to silicon wafers by wet etching and electrochemical delamination methods with respect to residual submonolayer metallic contaminations. Regardless of the transfer method and associated cleaning scheme, time-of-flight secondary ion mass spectrometry and total reflection X-ray fluorescence measurements indicate that the graphene sheets are contaminated with residual metals (copper, iron) with a concentration exceeding 10(13) atoms/cm(2). These metal impurities appear to be partially mobile upon thermal treatment, as shown by depth profiling and reduction of the minority charge carrier diffusion length in the silicon substrate. As residual metallic impurities can significantly alter electronic and electrochemical properties of graphene and can severely impede the process of integration with silicon microelectronics, these results reveal that further progress in synthesis, handling, and cleaning of graphene is required to advance electronic and optoelectronic applications.
- Published
- 2015
- Full Text
- View/download PDF
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.