5 results
Search Results
2. The investigation of key technologies for sub-0.1-micronm CMOS device fabrication
3. Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization
4. Comprehensive study on a novel bidirectional tunneling program/erase NOR-type (BiNOR) 3-D flash memory cell
5. Noise characteristics of GaN-based IMPATTs
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.